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Abstract—DC system protection is more challenging than that 
for AC system due to the rapid rate of rise of the fault current and 
absence of natural current zero-crossing in DC systems. Supercon-
ducting fault current limiter (SFCL) in DC systems is a promising 
technology to reduce the fault current level and the rate of rise of 
the fault current, and also SFCLs have no resistance during nor-
mal operation. In this paper, the behaviors of an SFCL coil are in-
vestigated under both low impedance and high impedance fault 
conditions in DC systems. In the low impedance fault condition 
system, the SFCL coil performs effective limitation of the fault 
current level under different prospective fault current levels. The 
application of SFCLs with limited inductance in the DC system 
can be a potential solution to effectively suppress the fault current 
under low impedance short-circuit faults. The SFCL coil under 
the high impedance fault condition can only limit the prospective 
fault current when it is much higher than the critical current of 
the coil. 
  
Index Terms—Fault current limiters, power system protection, 
short-circuit currents, yttrium barium copper oxide (YBCO).  
I.  INTRODUCTION 
C systems have many advantages over AC systems in-
cluding lower power loss, higher efficiency, better con-
trollability and higher reliability [1]. Many voltage source 
converter (VSC) based medium voltage direct current 
(MVDC) distribution system projects have been carried out all 
over the world, such as RWTH Aachen University MVDC 
grid in Germany [2] and the Tangjia Bay pilot project in China 
[3], [4]. However, due to the fast discharge of the DC capaci-
tors and the low impedance in DC systems, the fault current 
can increase to more than tens of times the rated current in a 
few milliseconds [5]. The fault current limitation and fault 
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current interruption are two main technical challenges for the 
DC system protection.  
Fig. 1 illustrates protection devices in a typical structure of 
a DC system. Superconducting fault current limiters (SFCLs) 
and DC circuit breakers (DCCBs) are the main protection de-
vices to protect the DC system against any potential high fault 
current. Many DCCBs have been successfully developed to 
isolate the fault current in several milliseconds [6]–[10]. 
GEIRI has developed a ± 200 kV hybrid DCCB for the 
Zhoushan five-terminal HVDC project, which can break 
15 kA within 3 ms [8]. NR Electric Co., Ltd. and GEIRI have 
built ± 535 kV hybrid DCCBs for the Zhangbei four-terminal 
HVDC project, which can interrupt 25 kA within 3 ms [9], 
[10]. Resistive SFCLs are promising candidates to reduce fault 
currents to acceptable levels in DC systems allowing DC cir-
cuit breakers to operate quickly and reliably [11], [12], be-
cause of the simplicity, compactness and little impact on the 
power system. Superconducting material can exhibit zero re-
sistance in the superconducting state, and show a finite re-
sistance once quenched [13]. A 20 kV/400 A noninductive 
type resistive SFCL bases on yttrium barium copper oxide 
(YBCO) conductors was developed for ± 10 kV VSC-based 
DC system at Suzhou Nami substation, which consists of 8 so-
lenoid coils in series and successfully passed the test to limit a 
prospective fault current of 8 kA to 2.26 kA in 2019 [14]. A 
160 kV/1 kA DC resistive SFCL based on rare earth barium 
copper oxide (REBCO) tape has been developed and installed 
at the Nan’ao ±160 kV HVDC power grid in China, which is 
the highest voltage level and the largest capacity in the world 
so far. This SFCL consists of 24 pancake coils with non-
inductive winding [15], [16]. In the European Union FAST-
GRID project, a 50 kV/1.5 kA DC resistive SFCL module will 
be developed and tested. The module will be comprised of 10 
bifilar pancake coils using REBCO tapes [17].  
In AC systems, the inductance of a resistive SFCL should 
be minimized to reduce AC losses and the voltage drop during 








tems can exist an inductance because there is no voltage drop 
in the steady state [19]. So it is not crucial to design a resistive 
SFCL with low-inductive or non-inductive characteristics for 
DC systems. The impact of the resistive SFCL with certain in-
ductance needs to be evaluated in DC systems. 
There are two common short-circuit fault types in DC sys-
tems, pole-to-ground (PG) faults and pole-to-pole (PP) faults, 
as shown in Fig. 1. The pole-to-ground faults are the most 
likely short-circuit faults in DC systems, which are mainly 
caused by insulation degradation. The pole-to-ground faults 
can be either low impedance faults or high impedance faults 
depending on the grounding impedance. The pole-to-pole 
faults are generally low impedance faults [20]. Under the low 
impedance faults, the fault current can be higher than tens of 
times of normal operating current. Under the high impedance 
faults, the fault current is not sufficient to trip the overcurrent 
relays due to high grounding impedance [21]. In this paper, 
the behaviors of a resistive SFCL under the low impedance 
fault and high impedance fault are investigated. 
II. DC FAULT CURRENT RESPONSE ANALYSIS 
In VSC-based DC systems, different stages of the fault cur-
rent response have been defined and studied, including capaci-
tor discharge stage (natural response) in the DC side, diode 
freewheel stage (natural response) in the converter side, and 
grid-side current feeding stage (forced response) in the AC 
side [22]. During the capacitor discharge stage, the fault cur-
rent amplitude can reach more than tens of times the rated cur-
rent value [5], [23]. Considering the influence and the severity 
of the fault current, the capacitor discharge stage is analyzed 
in this section.  
When a short-circuit fault occurs, the DC link capacitor 
close to the output of the converter discharges through the 
fault current loop leading to a large DC fault current, as shown 
in Fig. 2.  
In the Laplace domain, the current response of the second-
order RLC equivalent circuit can be expressed as: 
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where uc(0-) and iL(0-) are the voltage level across the capaci-
tor and current flowing through the inductor before the fault 
occurs. R represents the total resistance of the short-circuit 
loop, including the line resistance and the fault resistance. L 
represents the total inductance of the short-circuit loop. C is 
the capacitance of the DC link capacitor.  
The roots of the polynomial in the denominator of the La-
place equation are derived as follows: 
2 2
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where  and 0 are the damping factor and resonant angular 












According to the relationship between 2 and 02, the RLC 
system can be classified into three types: overdamped, critical-
















In terms of fault currents, the short-circuit faults with the 
underdamped system are the crucial situations to be analyzed. 
In the underdamped system ( 2 /R L C ), s1 and s2 are two 
complex roots. The voltage uc oscillated, and it will be less 
than zero. Because the DC link capacitor dominates the fault 
current during the discharge stage and the initial current 
through the inductor is relatively low, the fault current re-
sponse in the underdamped oscillation can be simplified as 
(0 )
( ) sin( )tc
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where  is the damped resonant frequency, which is given by 
2 2
0= -    (7) 
So, when the derivative of the fault current response in (6) 
reaches zero, tpeak for the fault current to reach its peak ampli-
tude can be obtained. For the highly underdamped system, 



















According to (3), (6) and (8), increasing the loop resistance 
R can reduce peak fault current and increasing the loop in-
ductance L can postpone the fault current to reach the peak 
value in the highly underdamped system, both methods will 
reduce the requirement of the DC circuit breaker. 
 
 




III. EXPERIMENTAL SETUP 
A. SFCL Coil 
A 12 mm wide YBCO tape manufactured by Shanghai Su-
perconductor Technology Co., Ltd. (SHSC) is used for the re-
sistive SFCL coil design. The specifications of the SFCL coil 
are listed in Table I. As shown in Fig. 3, the SFCL coil has 10 
turns of the YBCO tape wound onto a PTFE tube with a diam-
eter of 90 mm, the total length of the tape is 3 m. Two voltage 
taps are soldered close to both ends of the coil to measure the 
voltage drop across the SFCL coil, and the distance between 
two voltage taps along the wire is 2.74 m. The inductance and 
resistance of the SFCL coil at room temperature are 5.3 µH 
and 350 mΩ. The critical current of the SFCL coil is measured 
to be 267 A at 77 K. 
B. Platform 
The natural response of the SFCL coil was tested using an 
inductor-capacitor (LC) resonant circuit, which can emulate 
the rising of the fault current of the DC system. The schematic 
diagram of the DC fault current test circuit is presented in 
Fig. 4. The capacitance is 12 mF, and two air core inductors 
are designed to represent different system fault conditions: a 
23 µH inductor to simulate low impedance fault and a 1 mH 
inductor to simulate high impedance fault, respectively. The 
SFCL coil, immersed in liquid nitrogen (LN2) bath, is con-
nected in series with the inductor. The switch is turned off af-
ter the capacitor is charged to the desired level by a DC power 
supply. Once the thyristor is triggered, the fault current flows 
through the SFCL coil. The diode represents the freewheeling 
diodes in the converter side and it can protect the capacitor 
from any possible high reverse voltage. The system parame-
ters under two fault conditions are listed in Table II, and the 
system before inserting the SFCL coil in the capacitor dis-
charge stage is underdamped. 
IV. EXPERIMENTAL RESULTS AND DISCUSSION 
A. Experimental Results under Low Impedance Fault 
The 23 µH inductor is connected to the test platform during 
the tests to represent the fault with low impedance. The exper-
iments were carried out under the prospective fault currents 
from 162 A to 1042 A. Experimental results with two prospec-
tive fault currents (314 A and 1042 A) are presented in Fig. 5. 
The solid line denotes the prospective fault current without the 
SFCL coil, and the dotted line shows the current with the 
SFCL coil. The long-dashed line is the voltage drop across the 
SFCL coil measured between the two voltage taps. 
In Fig. 5 (a), the peak fault current is reduced from 314 A to 
276 A when the SFCL coil is connected to the circuit due to 
the presence of the inductance of the SFCL coil. In addition, 
tpeak increases from 0.8 ms to about 0.9 ms after introducing 
the SFCL coil, which is consistent with the results calculated 
using (8). In Fig. 5 (b), the peak fault current is reduced from 
1042 A to 680 A with the SFCL coil, which is limited by both 
inductance and quench resistance of the SFCL coil. The in-
creased resistance in the fault current loop has a greater impact 
on tpeak than the increased inductance, so the peak time reduces 
from 0.8 ms to around 0.7 ms. 
It should be pointed out that there is a voltage spike across 
the SFCL at the beginning of the fault, which is induced by the 
inductance of the SFCL coil. Therefore, the inductance of an 
SFCL coil should be carefully designed in case any voltage 
across the SFCL coil is higher than the insulation voltage level 
of the cryostat system. In Fig. 5 (b), there is a second voltage 
peak, which is caused by the quench of the SFCL coil. The 
voltage starts to increase when the fault current is higher than 
the critical current of the SFCL coil and reaches the peak val-
ue near the peak current level.  
TABLE I 
SPECIFICATION OF SFCL COIL 
 
Parameter Value 
Tape manufacturer SHSC 
Superconducting layer YBCO 
Tape width 12 mm 
Tape length 3 m 
Tube material PTFE 
Tube diameter 90 mm 
Coil turn number 10 
Coil pitch length 24 mm 
Distance between voltage taps 2.74 m 
Coil inductance @ room temperature 5.3 µH 
Coil resistance @ room temperature 350 mΩ 
Coil critical current @ 77 K 267 A 
 
 




Fig. 4. Schematic diagram of DC fault test circuit 
TABLE II 







Loop inductance, L 23 µH 1 mH 
Loop resistance, R 5 mΩ 61 mΩ 
Capacitance, C 12 mF 12 mF 
Damping factor,   108.7 30.5 
Resonant angular frequency, 0 1903.5 288.7 





B. Experimental Results under High Impedance Fault 
The 1 mH inductor is connected to the test platform during 
the tests to represent the fault with high impedance. Experi-
mental results with two prospective fault currents (302 A and 
1017 A) under the high impedance fault condition are present-
ed in Fig. 6.  
In Fig. 6 (a), there is almost no current reduction with the 
SFCL coil although the prospective current is 13% higher than 
the critical current. In Fig. 6 (b), the prospective current is al-
most four times as high as the critical current, and the peak 
fault current is reduced from over 1 kA to 880 A when using 
the SFCL coil. This means the prospective current is limited to 
86.5% by the SFCL coil. The voltage drop across the SFCL 
coil starts to increase when the current is higher than the criti-
cal current. Under the high impedance fault, the fault current 
is relatively low and even not sufficient to trip the overcurrent 
relay. It is expected that SFCL does not have an effective cur-
rent limitation under this condition as the fault current level is 
low.  
C. Comparison under Two Fault Conditions 
Fig. 7 shows the current limiting performance and the max-
imum quench resistance of the SFCL coil under various nor-
malized prospective currents under two fault conditions. For 
both fault conditions, the SFCL coil performs better current 
limitation capability as the prospective fault current increases. 
Under the low impedance fault condition, the inductance of 
the SFCL coil has an obvious influence on the current limita-
tion. As shown in Fig. 7, when the prospective current is lower 
than the critical current of the SFCL coil, the peak current is 
still limited to 89% by the SFCL coil. When the prospective 
fault current is about four times higher than the critical cur-
rent, the peak value of the prospective fault current is limited 
to 65% by the SFCL coil and the peak quench resistance of the 
SFCL coil is about 30 mΩ, which is only 8.6% of the re-
sistance at room temperature. Therefore, the SFCL coil with 
inductance can effectively suppress the fault current rate of 
rise and reduce the peak fault current level for a low imped-
ance fault condition. 
However, the SFCL coil starts to exhibit the current limiting 
performance under the high impedance fault condition until 
the prospective peak current is close to twice the critical cur-
rent. As the prospective current increases to four times the 
critical current, the prospective fault current is limited to 
86.5% and the maximum quench resistance reaches 119 mΩ. 
This resistance value is about one-third of the resistance 
measured at room temperature. So the resistance of the SFCL 
coil dominates the current limiting performance for the high 
impedance fault condition. 
Although the quench resistance under the low impedance 
fault condition is only about one-fourth of that under the high 
impedance fault condition when the fault current is close to 
four times the critical current, the effectiveness of the SFCL 





Fig. 5. Experimental results under low impedance fault condition: (a) 314 A 





Fig. 6. Experimental results under high impedance fault condition: (a) 302 A 
prospective fault current; (b) 1017 A prospective fault current.  
 
 
Fig. 7. Current limitation with the SFCL and maximum quench resistance 
(RSFCL) as a function of the prospective current (normalized). The low im-
pedance fault condition uses the 23 µH inductor and the high impedance fault 




ductance of the SFCL coil under low impedance fault condi-
tion has a significant impact on the current limitation, and it 
can always suppress the fault current rate of rise and reduce 
the peak fault current level. Therefore, to limit the fault cur-
rent for DC systems with the low impedance fault loop, such 
as electric aircraft and electric ships, a resistive SFCL coil 
with the inductance characteristic can be considered. 
V. CONCLUSION 
The inductance of the resistive SFCL coil dominates the 
fault current under the low impedance fault condition, whereas 
the resistance dominates the fault current under the high im-
pedance fault condition.  
The SFCL coil has an effective current limiting perfor-
mance under the low impedance fault condition in the DC sys-
tem, even if the prospective fault current is lower than the crit-
ical current of the SFCL coil. Both the rising rate of fault cur-
rent and the peak fault current level can be limited by the 
SFCL coil when the coil inductance is comparable with the 
fault loop inductance. Therefore, SFCLs with finite inductanc-
es, which provide the same magnitude of impedance with the 
system impedance during the fault, are promising candidates 
to limit the fault current under the low impedance short-circuit 
fault in DC systems. 
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